Introduction
New infrastructure of the assembly or packaging for electrical products is proposed here. All-in-one SiP technologies are now developed by SiP consortium ( fig.1 ). SMT Jisso Infrastructure is getting as mature by industries standardization. It will be established new infrastructure for Fine and Small 3D Jisso by using Semiconductor Packaging Technology. This SiP contains semiconductor chips, passive components, discrete devices and other components. This Three Dimensional SiP Technology will be applied in the specific product applications (ex. Human Robots or MEMS Products) instead of SMT(Surface Mount Technology). Based on SiP Consortium road map, the combination of semiconductor chips, passive components and other parts are designed and manufactured. The shrinkage of the space compaction was dramatically achieved.
3D-SiP road map(fig.2)
SiP(System in Package)is normally called against SoC(System on Chip) but in here used against SMT as System on PCB. Fig 1 showed 3D -SiP road map. We are now on MCP(Multi Chip Package)level.
There are several semiconductor chips in MCP for cellar phones. 2 nd one contains semiconductor chip and passive components. Capacitors, resistors and discrete transistors are vertically summed up. The other parts are not yet prepared for this new 3D-SiP Technology. One by one, the needed parts will be tuned up and supplied including MEMS parts and actuators. After to get such parts humanoid robot like Astroboy can be born.
3.SiP Consortium
In order to set up this new infrastructure for 3D-SiP Technology, SiP Consortium is started on Aug. 2002. fig.3 shows the organizations and logo mark. There are 12 company now. They are major materials and equipments companies of semiconductor packaging. According to 3D-SiP road map there are several projects going on.
4.Chip on Parts Technology
Many passive components are used in electrical products. On the board level assembly (SMT, Reflow Soldering) they are mounted parts as packages. There are 2 types of method to make a All-in-One SiP. One is showed in fig.1 as bared passive components are interconnected by wire bonding.
2
nd one is showed in fig.4 . On 1 st floor there are passive components using reflow soldering technology. Semiconductor chips are stacked on these passive components. Here we called this as "Chip on Parts Technology"
The film adhesion was selected as die attach material for Chip on Parts Technology, due to less flow of itself. 1st of all, we consider about thickness of film adhesion, because we suppose that it will have a great influence of process compatibility & reliability of this structure.( fig.5 ) As a result of the evaluation as shown above, we fixed thickness of film adhesion as 75 m. (Film adhesion cannot contact to some pieces of parts, if thickness is thinner than 50 m.) (Some area under die cannot be filled by molding compound, if thickness is thicker than 100 m due to filler size of molding compound.) fig.6 shows the value of capacitors and resistors is detected no remarkable difference due to the molding stress.
Conclusions
According to 3D-SiP road map, Design, Manufacturing and Infrastructure for All-in-One SiP Solution are developed by J-SiP Walton Co. and SiP Consortium. A typical example of the 3D-SiP has been shown as Chip on Parts Technology. Now on still under development stage many parts including semiconductor chips,capacitors,resistors and MEMS parts are needed to be tuned up to 3D-SiP Infrastructure. To prepare such adequate materials and parts we will do one by one. We Sip consortium expect to join other related company as a NPO. Resistor : 22ohm X 10 n=630(10X63)
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